



Form PTO 1449 (Rev. 2-32)		U.S. Department of Patent and Trademark Office		Atty. Docket No. IMPJ-0003D1		Serial No.: 10/661,037		
Information Disclosure Statement by Applicant				Applicant: John D. Hyde et al.				
(Use several sheets if necessary)				Filed: September 12, 2003 Group: .2822				
U.S. Patent Documents								
Init.		Document No.	Date	Name	Class	Subclass	Filing Date	
<i>JDH</i>	A	2003/0206437	11/6/2003	Diorio et al.	365	185.03		
	B	2004/0004861	1/5/2004	Srinivas et al.	365	185.21		
	C	2004/0021166	2/5/2004	Hyde et al.	257	314		
	D	2004/0037127	2/26/2004	Lindhorst et al.	365	202		
	E	2004/0052113	3/18/2004	Diorio et al.	365	185.21		
	F	5,627,392	5/6/1997	Diorio et al.	257	315		
	G	5,633,518	5/27/1997	Broze	257	314		
	H	5,666,118	9/9/1997	Gersbach	341	120		
	I	5,666,307	9/9/1997	Chang	365	185.03		
	J	5,687,118	11/11/1997	Chang	365	185.19		
	K	5,691,939	11/25/1997	Chang et al.	365	185.18		
	L	5,706,227	1/6/1998	Chang et al.	365	185.18		
	M	5,736,764	4/7/1998	Chang	257	318		
	N	5,841,165	11/24/1998	Chang et al.	257	318		
<i>JDH</i>	O	5,875,126	2/23/1999	Minch et al.	365	185.01		
Foreign Documents								
Translation								
Init.		Document No.	Date	Country	Class	Subclass	Yes	No
<i>JDH</i>	P	0 776 049	5/28/1997	EP			X	
<i>JDH</i>	Q	0 778 623	07/18/2001	EP			X	
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)								
<i>JDH</i>	R	Chang, et al., "A CMOS-Compatible Single-Poly Cell for Use as Non-Volatile Memory", International Semiconductor Device Date Research Symposium, December 1-3, 1999.						
	S	Chang, et al., "Non-Volatile Memory Device with True CMOS Compatibility", Electronics Letters, Vol. 35, No. 17, August 19, 1999, pp. 1443-1445.						
	T	Chung, et al., "N-Channel Versus P-Channel Flash EEPROM-Which One Has Better Reliabilities", IEEE Annual International Reliability, 2001, pp. 67-72.						
	U	Declercq, et al., "Design and Optimization of High-Voltage CMOS Devices Compatible with a Standard 5 V CMOS Technology", IEEE Custom Integrated Circuits Conference, 1993, pp. 24.6.1-24.6.4						
	V	Diorio, et al., "Adaptive CMOS: From Biological Inspiration to Systems-on-a-Chip", IEEE, Vol 90, No. 3; March 2002; pp 345-357.						
<i>JDH</i>	W	Diorio, et al., "A Floating-Gate MOS Learning Array with Locally Computed Weight Updates" IEEE Transactions on Electron Devices, vol. 44, No. 12, December 1997, pp. 1-10.						
Examiner					Date Considered			
<i>John M. Edwards</i>					6-24-05			
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.								

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. IMPJ-0003D1		Serial No.: 10/661,037	
Information Disclosure Statement by Applicant				Applicant: John D. Hyde et al.			
(Use several sheets if necessary)				Filed: September 12, 2003 Group: 2822			
U.S. Patent Documents							
Init.		Document No.	Date	Name	Class	Subclass	Filing Date
<i>HA</i>	X	5,898,613	4/27/1999	Diorio et al.	365	185.03	
	Y	5,912,842	6/15/1999	Chang et al.	365	185.11	
	Z	5,914,894	6/22/1999	Diorio et al.	365	185.03	
	AA	5,966,329	10/12/1999	Hsu et al.	365	185.18	
	AB	5,986,927	11/16/1999	Minch et al.	365	185.01	
	AC	5,990,512	11/23/1999	Diorio et al.	257	314	
	AD	6,055,185	4/25/2000	Kalnitsky et al.	365	185.18	
	AE	6,081,451	6/27/2000	Kalnitsky et al.	365	185.18	
	AF	6,125,053	9/26/2000	Diorio et al.	365	185.03	
	AG	6,137,723	10/24/2000	Bergemont et al.	365	185.18	
	AH	6,137,724	10/24/2000	Kalnitsky et al.	365	185.18	
	AI	6,144,581	11/7/2000	Diorio et al.	365	185.03	
	AJ	6,166,954	12/26/2000	Chern	365	185.14	
	AK	6,190,968	2/20/2001	Kalnitsky et al.	438	257	
<i>AL</i>	AL	6,208,557	3/27/2001	Bergemont et al.	365	185.15	
Foreign Documents							
							Translation
Init.		Document No.	Date	Country	Class	Subclass	Yes No
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)							
<i>AM</i>	AM	Diorio, et al., "A High-Resolution Non-Volatile Analog Memory Cell", IEEE, 1995, pp. 2233-2236.					
<i>AN</i>	AN	Diorio, "A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes", IEEE Transaction On Electron Devices, Vol. 47, No. 2, pp. 464-472, February 2000.					
	AO	Hasler, et al., "An Autozeroing Amplifier Using PFET Hot-Electron Injection", IEEE, 1996.					
	AP	Hasler, et al., "Single Transistor Learning Synapses", Cambridge, MA, The MIT Press, 1995, pp. 817-824.					
	AQ	Hasler, et al., "Single Transistor Learning Synapse with Long Term Storage", IEEE, 1995, pp. 1660-1663.					
<i>AR</i>	AR	Hasler, et al., "An autozeroing Floating-Gate Amplifier", IEEE Transactions on Circuits and Systems, Analog and Digital Signal Processing, Vol. 48, No. 1, January 2001, pp. 74-82.					
Examiner <i>[Signature]</i>					Date Considered <i>6/24/03</i>		
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.							

[illegible]